ASIC Implementation of I2C Master Bus Controller Firm IP Core

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Implementation of PS2 Keyboard Controller IP Core for On Chip Embedded System Applications

-----------------------------------------------------------Abstract----------------------------------------------------In many case on chip systems are used to reduce the development cycles. Mostly IP (Intellectual property) cores are used for system development. In this paper, the IP core is designed with ALTERA NIOSII soft-core processors as the core and Cyclone III FPGA series as the digital...

متن کامل

Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation

In this paper, an implementation of a RISC processor core for SoC designs is presented. We analyze the differences between a prototypical FPGA implementation and standard cell realizations in an 0.6μm and an 0.13μm technology, respectively. The core was developed by using the hardware description language VHDL, which offers the opportunity of adding special, optimized hardware blocks for variou...

متن کامل

An Implementation of a Networked PI Controller Oover IP Network

This paper presents an implementation of a networked PI controller using a gain scheduling methodology with respect to real-time IP traffic conditions. The implementation enables the existing PI controller to be used over IP networks with a general network protocol like Ethernet. This paper first describes the controller design scheme using a generalized exponential distribution traffic model. ...

متن کامل

Programmable IP core for motion estimation: comparison of FPGA and ASIC based implementations

A performance analysis of two distinct implementations of a recently proposed quite efficient motion estimation coprocessor is presented. This comparison considers two distinct implementation technologies: a high performance FPGA device, from Xilinx Virtex-II Pro family, and an ASIC based implementation, using a 0.18μm CMOS standard cells library. Experimental results have shown that the two co...

متن کامل

Implementation of a VME bus to internal bus bridge FPGA core

Since several years ago a wide variety of FPGA-based cores have been appearing all round. This is fruit of the versatility of these devices due basically to the amount of system gates that can implement. Many of the cores are in the market as IP (Intellectual Property) but many others implemented by an engineering team when developing a platform never come out. In this paper we present an FPGA ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of VLSI Design & Communication Systems

سال: 2015

ISSN: 0976-1527,0976-1357

DOI: 10.5121/vlsic.2015.6405